{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:07:40Z","timestamp":1725797260959},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/slip.2011.6135434","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:42:55Z","timestamp":1327959775000},"page":"1-5","source":"Crossref","is-referenced-by-count":18,"title":["Distributed power network co-design with on-chip power supplies and decoupling capacitors"],"prefix":"10.1109","author":[{"given":"Selcuk","family":"Kose","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2004.842831"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2008.2000454"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"ref13","first-page":"123","article-title":"System Level Analysis of Fast, Per-Core DVFS Using On-Chip Switching Regulators","author":"kim","year":"2008","journal-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSI.2009.2016614"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ISQED.2009.4810371"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1119\/1.17696"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"996","DOI":"10.1145\/2024724.2024944","article-title":"Fast Algorithms for IR Voltage Drop Analysis Exploiting Locality","author":"kose","year":"2011","journal-title":"Proceedings of the IEEE\/ACM Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1023\/A:1008255029409"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VTSA.1995.524641"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/6040.784476"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1785481.1785568"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1002\/0470033371"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MDT.2007.78"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-1-4419-7871-4"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2010.5537035"}],"event":{"name":"2011 International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2011,6,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,5]]}},"container-title":["International Workshop on System Level Interconnect Prediction"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6125889\/6135427\/06135434.pdf?arnumber=6135434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,27]],"date-time":"2021-12-27T09:08:35Z","timestamp":1640596115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6135434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/slip.2011.6135434","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}