{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:01:42Z","timestamp":1730296902857,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/slip.2013.6681680","type":"proceedings-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T18:33:21Z","timestamp":1388774001000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Toward quantifying the IC design value of interconnect technology improvements"],"prefix":"10.1109","author":[{"given":"Tuck-Boon","family":"Chan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"78","article-title":"DRAM Performance Improvement by Lowering Interconnect Capacitance","author":"li","year":"2001","journal-title":"Proc Intl Interconnect Technology Conf"},{"key":"ref11","first-page":"568","article-title":"Performance Modeling and Optimization for Single-and Multi-Wall Carbon Nanotube Interconnects","author":"naeemi","year":"2007","journal-title":"Proc Design Automation Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.861585"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.901822"},{"year":"0","key":"ref14","article-title":"OpenCores"},{"year":"0","key":"ref15","article-title":"Synopsys Design Compiler User Guide"},{"journal-title":"Synopsys IC Compiler User Guide","year":"0","key":"ref16"},{"year":"0","key":"ref17","article-title":"Synopsys StarRC User Guide"},{"year":"0","key":"ref4","article-title":"International Technology Roadmap for Semiconductors, 2011 Edition, Interconnect Chapter"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382372"},{"key":"ref6","first-page":"885","article-title":"Methodology From Chaos in IC Implementation","author":"jeong","year":"2010","journal-title":"Proc ISQED"},{"key":"ref5","first-page":"16:1","article-title":"Impacts of Guardband Reduction on Design Process Outcomes: A Quantitative Approach","volume":"22","author":"jeong","year":"2009","journal-title":"IEEE Trans on Semiconductor Manufacturing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1146\/annurev-matsci-082908-145415"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450394"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2003.1233622"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.992868"}],"event":{"name":"2013 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2013,6,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2013,6,2]]}},"container-title":["2013 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6675895\/6681674\/06681680.pdf?arnumber=6681680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:49:35Z","timestamp":1490230175000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6681680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/slip.2013.6681680","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}