{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:40:52Z","timestamp":1729618852933,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6,6]]},"DOI":"10.1109\/slip.2015.7171707","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:28Z","timestamp":1438277488000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Smart I\/Os: a data-pattern aware 2.5D interconnect with space-time multiplexing"],"prefix":"10.1109","author":[{"given":"Sai","family":"Manoj","sequence":"first","affiliation":[]},{"given":"Kanwen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hantao","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"ref11","article-title":"Memory controllers for high-performance and real-time MPSoCs requirements, architectures, and future trends","author":"akesson","year":"2011","journal-title":"International Conference on Hardware\/Software Codesign and System Synthesis"},{"year":"2009","key":"ref12","article-title":"Databahn DRAM memory controller IP"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2008.7","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems","author":"mutlu","year":"2008","journal-title":"Int Symp on Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522311"},{"year":"0","key":"ref19","article-title":"SPEC CPU2006 Benchmark"},{"key":"ref4","article-title":"3D many-core microprocessor power management by space-time multiplexing based demand-supply matching","volume":"pp","author":"sai","year":"2015","journal-title":"IEEE Trans on Computers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2270285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"year":"0","key":"ref5","article-title":"Hybrid Memory Cube Consortium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876577"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263039"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref9","article-title":"A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I\/Os","author":"wu","year":"2014","journal-title":"ACM\/IEEE DATE Conf"},{"key":"ref1","article-title":"SPARC M6: Oracle's next generation processor for enterprise systems","author":"vahidsafa","year":"2013","journal-title":"Hot Chips"},{"year":"0","key":"ref20","article-title":"PARSEC Benchmark"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798281"},{"article-title":"DrSim: A platform for flexible DRAM system research","year":"0","author":"jeong","key":"ref25"}],"event":{"name":"2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2015,6,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,6,6]]}},"container-title":["2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7160953\/7171703\/07171707.pdf?arnumber=7171707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,12]],"date-time":"2023-08-12T13:58:47Z","timestamp":1691848727000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7171707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/slip.2015.7171707","relation":{},"subject":[],"published":{"date-parts":[[2015,6,6]]}}}