{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:37:01Z","timestamp":1725741421460},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6,6]]},"DOI":"10.1109\/slip.2015.7171710","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:28Z","timestamp":1438277488000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["On fast timing closure: speeding up incremental path-based timing analysis with mapreduce"],"prefix":"10.1109","author":[{"given":"Tsung-wei","family":"Huang","sequence":"first","affiliation":[]},{"given":"Martin D.","family":"F. Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001436"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001413"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717771"},{"key":"ref13","article-title":"Sign Off Quality Hierarchical Timing Constraints: Wishful Thinking or Reality?","author":"levitsky","year":"2014","journal-title":"TAU Workshop"},{"key":"ref14","article-title":"EDA Vendors should Improve the Runtime Performance of Path-Based Timing Analysis","author":"molina","year":"2013","journal-title":"Electronic Design"},{"journal-title":"TAU 2015 CAD Contest on Incremental Timing Analysis","year":"2015","key":"ref4"},{"journal-title":"TAU 2014 CAD Contest on Common Path Pessimism Removal","year":"2014","key":"ref3"},{"article-title":"Static Timing Analysis for Nanometer Designs: A Practical Approach","year":"2009","author":"bhasker","key":"ref6"},{"article-title":"Clock-Reconvergence Pessimism Removal in Hierarchical Static Timing Analysis","year":"2013","author":"bhardwaj","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"article-title":"Efficient exhaustive path-based static timing analysis using a fast estimation technique","year":"2009","author":"cristian","key":"ref7"},{"journal-title":"MapReduce-MPI Library","year":"0","key":"ref2"},{"journal-title":"Apache Hadoop","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565876"}],"event":{"name":"2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2015,6,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,6,6]]}},"container-title":["2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7160953\/7171703\/07171710.pdf?arnumber=7171710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:43:31Z","timestamp":1490381011000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7171710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/slip.2015.7171710","relation":{},"subject":[],"published":{"date-parts":[[2015,6,6]]}}}