{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:01:43Z","timestamp":1730296903980,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6,6]]},"DOI":"10.1109\/slip.2015.7171713","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:28Z","timestamp":1438291888000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Multi-product floorplan and uncore design framework for chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Marco","family":"Escalante","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[]},{"given":"Umit","family":"Ogras","sequence":"additional","affiliation":[]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1561\/1000000011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-3958-1"},{"year":"0","key":"ref12","article-title":"Haswell Products"},{"year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.137505"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000259"},{"key":"ref6","first-page":"549","article-title":"Configurable Multi-Product Floorplanning","author":"ma","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586075"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558399"},{"key":"ref7","first-page":"125","article-title":"Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing","author":"nikitin","year":"2011","journal-title":"Proc NOCS"},{"key":"ref2","first-page":"1","article-title":"A Case for Thermal-Aware Floorplanning at the Microarchitectural Level","volume":"8","author":"sankaranarayanan","year":"2005","journal-title":"Journal of ILP"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555810"}],"event":{"name":"2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2015,6,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2015,6,6]]}},"container-title":["2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7160953\/7171703\/07171713.pdf?arnumber=7171713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:38:00Z","timestamp":1490395080000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7171713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/slip.2015.7171713","relation":{},"subject":[],"published":{"date-parts":[[2015,6,6]]}}}