{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:01:50Z","timestamp":1730296910385,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/slip.2019.8771327","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T23:42:27Z","timestamp":1564098147000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Distributed Digital Low-Dropout Regulators with Phase Interleaving for On-Chip Voltage Noise Mitigation"],"prefix":"10.1109","author":[{"given":"Longfei","family":"Wang","sequence":"first","affiliation":[]},{"given":"Ragh","family":"Kuttappa","sequence":"additional","affiliation":[]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[]},{"given":"Selcuk","family":"Kose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.962285"},{"key":"ref31","article-title":"Reliability Enhanced On-Chip Digital LDO with Limit Cycle Oscillation Mitigation","author":"wang","year":"0","journal-title":"Government Microcircuit Applicat Critical Technol Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194602"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2896815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351205"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310308"},{"key":"ref13","first-page":"247","article-title":"A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"0","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref14","first-page":"275","article-title":"A digitally controlled linear regulator for per-core wide-range DVFS of atom\n\nTM\n\n cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming","author":"muthukaruppan","year":"0","journal-title":"Proceedings of the IEEE European Solid-State Circuits Conference"},{"key":"ref15","first-page":"98","article-title":"A 0.13um Fully Digital Low-Dropout Regulator with Adaptive Control and Reduced Dynamic Stability for Ultra-Wide Dynamic Range","author":"nasir","year":"0","journal-title":"IEEE Int Solid-State Circ Conf (ISSCC)"},{"journal-title":"A Model Study of an All-Digital Discrete-Time and Embedded Linear Regulator","year":"2015","author":"nasir","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2015.7104377"},{"key":"ref18","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-uA quiescent current in 65nm CMOS","author":"okuma","year":"0","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref19","first-page":"1","article-title":"An NBTI-Aware Digital Low-Dropout Regulator with Adaptive Gain Scaling Control","author":"seckiner","year":"0","journal-title":"27th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"},{"key":"ref28","first-page":"15","article-title":"Exploring On-Chip Power Delivery Network Induced Analog Covert Channels","volume":"4","author":"wang","year":"2019","journal-title":"IEEE TC on Cyber-Physical Systems Newsletter"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2534778"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871381"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417950"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2742944"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2226378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135434"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2057265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2054119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747931"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662298"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref21","article-title":"Resonant Frequency Divider Design Methodology for Dynamic Frequency Scaling","author":"taskin","year":"2016","journal-title":"US Patent"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315880"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342116"},{"key":"ref25","article-title":"Leveraging On-Chip Voltage Regulators Against Fault Injection Attacks","author":"vosoughi","year":"0","journal-title":"Proceedings of the ACM\/IEEE Great Lakes Symposium on VLSI (GLSVLSI)"}],"event":{"name":"2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2019,6,1]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2019,6,2]]}},"container-title":["2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766240\/8771325\/08771327.pdf?arnumber=8771327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:18:54Z","timestamp":1658261934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/slip.2019.8771327","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}