{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:01:52Z","timestamp":1730296912189,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/slip.2019.8771328","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T19:42:27Z","timestamp":1564083747000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Security Network On-Chip for Mitigating Side-Channel Attacks"],"prefix":"10.1109","author":[{"given":"Farid","family":"Kenarangi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inna","family":"Partin-Vaisband","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2018.2878025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0526-y"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"journal-title":"Information Security – Theory vs Reality","year":"2015","author":"tromer","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EMCCompo.2015.7358325"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2698063"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/92.609873","article-title":"CMOS current steering logic for low-voltage mixed-signal integrated circuits","volume":"5","author":"ng","year":"1997","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref2","article-title":"Exploiting machine learning against on-chip power analysis attacks: tradeoffs and design Considerations","author":"kenarangi","year":"2018","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67002-7_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MVT.2018.2883777"}],"event":{"name":"2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","start":{"date-parts":[[2019,6,1]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2019,6,2]]}},"container-title":["2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766240\/8771325\/08771328.pdf?arnumber=8771328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:18:54Z","timestamp":1658247534000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/slip.2019.8771328","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}