{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:34Z","timestamp":1781884234894,"version":"3.54.5"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/slip.2019.8771333","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T23:42:27Z","timestamp":1564098147000},"page":"1-8","source":"Crossref","is-referenced-by-count":22,"title":["Investigation of Cost-Optimal Network-on-Chip for Passive and Active Interposer Systems"],"prefix":"10.1109","author":[{"given":"Dylan","family":"Stow","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Itir","family":"Akgun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.348"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.69"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483083"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref16","article-title":"2015. High Bandwidth Memory (HBM) DRAM","year":"2015","journal-title":"JESD235"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240768"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"ref6","article-title":"Analysis of Microbump Overheads for 2.5D Disintegrated Design","author":"ehrett","year":"2017","journal-title":"Report"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref8","first-page":"458","article-title":"NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?","author":"enright jerger","year":"2014","journal-title":"MicroTAS 2014"},{"key":"ref7","year":"2016","journal-title":"IC Cost and Price Model 2016 Revision 05"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753258"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2015.7334468"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2015.7334620"},{"key":"ref23","first-page":"1.1.1","article-title":"Moore’s law at 50: Are we planning for retirement?","author":"yeric","year":"2015","journal-title":"IEDM 2015"}],"event":{"name":"2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2019,6,1]]},"end":{"date-parts":[[2019,6,2]]}},"container-title":["2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766240\/8771325\/08771333.pdf?arnumber=8771333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:18:54Z","timestamp":1658261934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/slip.2019.8771333","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}