{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:29:13Z","timestamp":1725553753614},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/smacd.2016.7520735","type":"proceedings-article","created":{"date-parts":[[2016,8,5]],"date-time":"2016-08-05T17:40:44Z","timestamp":1470418844000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Analog layout placement exploiting sub-block shape functions"],"prefix":"10.1109","author":[{"given":"Khaled","family":"El-Kenawy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inas","family":"Mohammed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.209992"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038592"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1156","DOI":"10.7873\/DATE.2015.0411","article-title":"Layout-Aware Sizing of Analog ICs Using Floorplan & Routing Estimates for Parasitic Extraction","author":"nuno louren\ufffdo","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.391116"},{"key":"ref9","first-page":"1411","article-title":"Pareto Front Analog Layout Placement Using Satisfiability Modulo Theories","author":"sherif m saif","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"}],"event":{"name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2016,6,27]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2016,6,30]]}},"container-title":["2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7513177\/7520642\/07520735.pdf?arnumber=7520735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T07:15:49Z","timestamp":1568272549000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7520735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/smacd.2016.7520735","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}