{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T05:09:41Z","timestamp":1725167381537},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/smacd.2017.7981582","type":"proceedings-article","created":{"date-parts":[[2017,7,17]],"date-time":"2017-07-17T16:43:57Z","timestamp":1500309837000},"source":"Crossref","is-referenced-by-count":3,"title":["New mapping strategies for pre-optimized inductor sets in bottom-up RF IC sizing optimization"],"prefix":"10.1109","author":[{"given":"N.","family":"Lourenco","sequence":"first","affiliation":[]},{"given":"R.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"R.","family":"Povoa","sequence":"additional","affiliation":[]},{"given":"A.","family":"Canelas","sequence":"additional","affiliation":[]},{"given":"N.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"F.","family":"Passos","sequence":"additional","affiliation":[]},{"given":"R.","family":"Castro-Lopez","sequence":"additional","affiliation":[]},{"given":"E.","family":"Roca","sequence":"additional","affiliation":[]},{"given":"F. V.","family":"Fernandez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2015.08.020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/116873.116880"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.01.009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2564362"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146920"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2373386"},{"key":"ref7","article-title":"Hierarchical Performance Estimation of Analog Blocks using Pareto Fronts","author":"deniz","year":"2010","journal-title":"PRIME 2010 6th Conference on Ph D Research in Microelectronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20091795"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2015.2459718"}],"event":{"name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Giardini Naxos, Italy","start":{"date-parts":[[2017,6,12]]},"end":{"date-parts":[[2017,6,15]]}},"container-title":["2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7970054\/7981552\/07981582.pdf?arnumber=7981582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T11:41:40Z","timestamp":1502883700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7981582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/smacd.2017.7981582","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}