{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:21:42Z","timestamp":1761931302124,"version":"build-2065373602"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/smacd.2018.8434865","type":"proceedings-article","created":{"date-parts":[[2018,8,16]],"date-time":"2018-08-16T17:57:28Z","timestamp":1534442248000},"page":"121-124","source":"Crossref","is-referenced-by-count":3,"title":["Modeling and Simulation of Digital Phase-Locked Loop in Simulink"],"prefix":"10.1109","author":[{"given":"N.","family":"Parkalian","sequence":"first","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Robens","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Grewinz","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Christ","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Liebau","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Muralidharan","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Nielinaer","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U.","family":"Yegin","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Zambanini","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"van Waasen","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich GmbH, Central Institute ZEA-2 Electronic Systems, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2018,7,2]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2018,7,5]]}},"container-title":["2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8410988\/8434559\/08434865.pdf?arnumber=8434865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:10:29Z","timestamp":1761930629000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8434865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/smacd.2018.8434865","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}