{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:56:02Z","timestamp":1771613762670,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/smacd.2019.8795233","type":"proceedings-article","created":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T19:22:56Z","timestamp":1565896976000},"page":"257-260","source":"Crossref","is-referenced-by-count":6,"title":["PLL Real Number Modeling in SystemVerilog"],"prefix":"10.1109","author":[{"given":"Mina","family":"Louis","sequence":"first","affiliation":[{"name":"A Siemens Business, Cairo, Egypt"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[{"name":"A Siemens Business, Cairo, Egypt"}]},{"given":"Ashraf","family":"Salem","sequence":"additional","affiliation":[{"name":"A Siemens Business, Cairo, Egypt"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACET.2017.8259969"},{"key":"ref3","year":"0"},{"key":"ref10","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658461"},{"key":"ref11","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512699"},{"key":"ref8","author":"oppenheim","year":"0","journal-title":"Discrete-Time Signal Processing"},{"key":"ref7","author":"razavi","year":"2012","journal-title":"RF Microelectronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IWVDVT.2005.1504466"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338432"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MAPE.2011.6156276"}],"event":{"name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Lausanne, Switzerland","start":{"date-parts":[[2019,7,15]]},"end":{"date-parts":[[2019,7,18]]}},"container-title":["2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8786808\/8795217\/08795233.pdf?arnumber=8795233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:16:32Z","timestamp":1756754192000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8795233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/smacd.2019.8795233","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}