{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:37:36Z","timestamp":1756312656367,"version":"3.44.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/smacd.2019.8795234","type":"proceedings-article","created":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T19:22:56Z","timestamp":1565896976000},"page":"81-84","source":"Crossref","is-referenced-by-count":15,"title":["Self-Testing Analog Spiking Neuron Circuit"],"prefix":"10.1109","author":[{"given":"Sarah A.","family":"El-Sayed","sequence":"first","affiliation":[{"name":"CNRS, LIP6, Sorbonne Université, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis A.","family":"Camu\u00f1as-Mesa","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernab\u00e9","family":"Linares-Barranco","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"additional","affiliation":[{"name":"CNRS, LIP6, Sorbonne Université, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644897"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"journal-title":"An Introduction to Mixed-Signal IC Test and Measurement","year":"2011","author":"roberts","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400701"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699272"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474075"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400693"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2726763"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2545159"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2009.2023653"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020717929709"},{"journal-title":"A survey of neuromorphic computing and neural networks in hardware","year":"2017","author":"schuman","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"journal-title":"Deep Learning","year":"2016","author":"goodfellow","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/0166-2236(90)90185-D"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"524","DOI":"10.1016\/j.neunet.2007.12.037","article-title":"Compact silicon neuron circuit with spiking and burtsing behaviour","volume":"21","author":"wijekoon","year":"2016","journal-title":"Neural Networks"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805830"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616159"}],"event":{"name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2019,7,15]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,18]]}},"container-title":["2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8786808\/8795217\/08795234.pdf?arnumber=8795234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:39:08Z","timestamp":1755909548000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8795234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/smacd.2019.8795234","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}