{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:10:05Z","timestamp":1755911405464,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/smacd.2019.8795252","type":"proceedings-article","created":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T19:22:56Z","timestamp":1565896976000},"page":"245-248","source":"Crossref","is-referenced-by-count":0,"title":["Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis"],"prefix":"10.1109","author":[{"given":"Engin","family":"Afacan","sequence":"first","affiliation":[{"name":"Kocaeli University, Kocaeli, Turkey"}]},{"given":"G\u00f6nen\u00e7","family":"Berkol","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, The Netherlands"}]},{"given":"G\u00fcnhan","family":"D\u00fcndar","sequence":"additional","affiliation":[{"name":"Bogazici University, Istanbul, Turkey"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCAD.2002.802267"},{"key":"ref3","first-page":"978","article-title":"Automated design of analog and high-frequency circuits","author":"liu","year":"2014","journal-title":"A computational intelligence approach Springer Berlin Heidelberg ISBN"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2011.2106850"},{"key":"ref5","first-page":"464","article-title":"Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling","author":"yu","year":"2007","journal-title":"Computer-Aided Design 2007 ICCAD 2007 IEEE\/ACM International Conference on"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VARI.2014.6957080"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1146909.1146921"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCAD.2001.968633"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1016\/j.mejo.2016.05.002"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCSI.2004.835691"}],"event":{"name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2019,7,15]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,18]]}},"container-title":["2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8786808\/8795217\/08795252.pdf?arnumber=8795252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:39:07Z","timestamp":1755909547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8795252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/smacd.2019.8795252","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}