{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:22:20Z","timestamp":1775042540464,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/smacd.2019.8795293","type":"proceedings-article","created":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T19:22:56Z","timestamp":1565896976000},"page":"9-12","source":"Crossref","is-referenced-by-count":38,"title":["Artificial Neural Network Assisted Analog IC Sizing Tool"],"prefix":"10.1109","author":[{"given":"Gamze","family":"\u0130slamo\u011flu","sequence":"first","affiliation":[{"name":"Bogazici University"}]},{"given":"Tu\u011fberk O\u011fulcan","family":"\u00c7akici","sequence":"additional","affiliation":[{"name":"Bogazici University"}]},{"given":"Engin","family":"Afacan","sequence":"additional","affiliation":[{"name":"Kocaeli University"}]},{"given":"G\u00fcnhan","family":"D\u00fcndar","sequence":"additional","affiliation":[{"name":"Bogazici University"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169231"},{"key":"ref11","volume":"103","author":"zitzler","year":"2001","journal-title":"SPEA2 Improving the strength Pareto evolutionary algorithm"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1360(199801)7:1<34::AID-MCDA161>3.0.CO;2-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1162\/106365600568202"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052861"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.372366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490230403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.3185"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"}],"event":{"name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Lausanne, Switzerland","start":{"date-parts":[[2019,7,15]]},"end":{"date-parts":[[2019,7,18]]}},"container-title":["2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8786808\/8795217\/08795293.pdf?arnumber=8795293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:16:33Z","timestamp":1756754193000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8795293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/smacd.2019.8795293","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}