{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:13:47Z","timestamp":1754162027525,"version":"3.41.2"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/smacd.2019.8795299","type":"proceedings-article","created":{"date-parts":[[2019,8,15]],"date-time":"2019-08-15T19:22:56Z","timestamp":1565896976000},"page":"289-292","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Based Modelling of an ADPLL Network"],"prefix":"10.1109","author":[{"given":"C.","family":"Dooley","sequence":"first","affiliation":[{"name":"School of Electrical & Electronic Eneineering, University College, Dublin"}]},{"given":"E.","family":"Blokhina","sequence":"additional","affiliation":[{"name":"School of Electrical & Electronic Eneineering, University College, Dublin"}]},{"given":"B.","family":"Mulkeen","sequence":"additional","affiliation":[{"name":"School of Electrical & Electronic Eneineering, University College, Dublin"}]},{"given":"D.","family":"Galayko","sequence":"additional","affiliation":[{"name":"LIP6 Lab, Sorbonne Université"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.372779"},{"journal-title":"All-digital phase-locked loop arrays Investigation of synchronisation and jitter performance through fpga prototyping","year":"0","author":"koskin","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938134"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839737"},{"journal-title":"Distributed clocking for synchronous soc","year":"2014","author":"shan","key":"ref2"},{"journal-title":"Distributed clocking for synchronous soc","year":"2013","author":"zianbetov","key":"ref1"}],"event":{"name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2019,7,15]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,18]]}},"container-title":["2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8786808\/8795217\/08795299.pdf?arnumber=8795299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:21:14Z","timestamp":1753813274000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8795299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/smacd.2019.8795299","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}