{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:12:12Z","timestamp":1725736332192},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816188","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:02:28Z","timestamp":1657569748000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["High-level design of a novel PUF based on RTN"],"prefix":"10.1109","author":[{"given":"E.","family":"Camacho-Ruiz","sequence":"first","affiliation":[{"name":"IMSE-CNM (CSIC and Universidad de Sevilla),Instituto de Microelectrónica de Sevilla,Sevilla,Spain"}]},{"given":"R.","family":"Castro-Lopez","sequence":"additional","affiliation":[{"name":"IMSE-CNM (CSIC and Universidad de Sevilla),Instituto de Microelectrónica de Sevilla,Sevilla,Spain"}]},{"given":"E.","family":"Roca","sequence":"additional","affiliation":[{"name":"IMSE-CNM (CSIC and Universidad de Sevilla),Instituto de Microelectrónica de Sevilla,Sevilla,Spain"}]},{"given":"F. V.","family":"Fernandez","sequence":"additional","affiliation":[{"name":"IMSE-CNM (CSIC and Universidad de Sevilla),Instituto de Microelectrónica de Sevilla,Sevilla,Spain"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3086448"},{"key":"ref11","article-title":"A novel physical unclonable function using RTN","author":"camacho","year":"2022","journal-title":"Proc of IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424235"},{"key":"ref13","first-page":"1","article-title":"Simulating the impact of random telegraph noise on integrated circuits","author":"saraza-canflanca","year":"2021","journal-title":"Proc of International Conference on Synthesis Modeling Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_11"},{"journal-title":"MATLAB ver 2019b","year":"2019","key":"ref15"},{"journal-title":"Virtuoso® AMS Designer Simulation What’s New Product version 15 2","year":"2016","key":"ref16"},{"journal-title":"Virtuoso Analog Design Environment XL User Guide Product version IC6 1 7","year":"2017","key":"ref17"},{"key":"ref4","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc of Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref6","first-page":"1","article-title":"Aro-puf: An aging-resistant ring oscillator PUF design","author":"rahman","year":"2014","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.5079407"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-23781-3"},{"key":"ref7","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc Of Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WiSPNET.2016.7566095"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref9","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"IEEE Symposium on VLSI Technology"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816188.pdf?arnumber=9816188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T20:02:50Z","timestamp":1659988970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816188","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}