{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:02:19Z","timestamp":1725721339316},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816200","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T16:02:28Z","timestamp":1657555348000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["On Optimizing Capacitor Array Design for Advanced Node SAR ADC"],"prefix":"10.1109","author":[{"given":"Cheng-Yu","family":"Chiang","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Chia-Lin","family":"Hu","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Kang-Yu","family":"Chang","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Hung-Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Inst. of Electronics,Hsinchu City,Taiwan, R.O.C"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis","author":"habal","year":"2016","journal-title":"2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC) DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026537"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379656"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/IFIPNetworking52078.2021.9472803"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2005.1518622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2845883"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433967"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2685598"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415772"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419624"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816200.pdf?arnumber=9816200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T16:02:51Z","timestamp":1659974571000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816200\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816200","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}