{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:19:22Z","timestamp":1740100762479,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816280","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:02:28Z","timestamp":1657569748000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models"],"prefix":"10.1109","author":[{"given":"Benjamin","family":"Prautsch","sequence":"first","affiliation":[{"name":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS\/EAS,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Markwirth","sequence":"additional","affiliation":[{"name":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS\/EAS,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Schenkel","sequence":"additional","affiliation":[{"name":"MunEDA GmbH,München,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reimund","family":"Wittmann","sequence":"additional","affiliation":[{"name":"IMST GmbH,Kamp-Lintfort,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uwe","family":"Eichler","sequence":"additional","affiliation":[{"name":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS\/EAS,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[{"name":"Dresden University of Technology,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2016.04.009","article-title":"AIDA: Robust Analog Circuit-Level Sizing and In-Loop Layout Generation","author":"Louren\u00e7o","year":"2016","journal-title":"Integration, the VLSI Journal"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1089","DOI":"10.1109\/TCAD.2011.2158732","article-title":"Constraint-based Layout-driven Sizing of Analog Circuits","author":"Habal","year":"2011","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30.8"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-6932-3","article-title":"Analog Layout Synthesis","volume-title":"A Survey of Topological Approaches","author":"Graeb","year":"2011"},{"key":"ref4","first-page":"1156","article-title":"Layout-aware Sizing of Analog ICs Using Floorplan & Routing Estimates for Parasitic Extraction","volume-title":"Design, Automation & Test in Europe Conf. & Exhibition (DATE)","author":"Louren\u00e7o"},{"key":"ref5","first-page":"33","article-title":"Automation of Analog IC Layout \u2013 Challenges and Solutions","volume-title":"Proc. of the ACM 2015 Int. Symp. on Physical Design (ISPD\u201915)","author":"Scheible"},{"key":"ref6","article-title":"Layout Automation in Analog IC Design with Formalized and Nonformalized Expert Knowledge","volume-title":"Dissertation","author":"Marolt","year":"2018"},{"key":"ref7","first-page":"156","article-title":"Template-Driven Analog Layout Generators for Improved Technology Independence","volume-title":"Proc. of ANALOG 2018","author":"Prautsch"},{"key":"ref8","first-page":"180","article-title":"Generators, Templates, and Code Generation for Flexible Automation of Array-Style Layouts","volume-title":"Proc. of the Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2021)","author":"Prautsch"},{"issue":"3","key":"ref9","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1109\/TCSI.2020.3046524","article-title":"LAYGO: A Template-and-Grid-based Layout Generation Engine for Advanced CMOS Technologies","volume":"68","author":"Han","year":"2021","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"ref10","first-page":"1","article-title":"IIP Framework: A Tool for Reuse-centric Analog Circuit Design","volume-title":"13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"Prautsch"},{"key":"ref11","first-page":"1","article-title":"BAG2: A Process-portable Framework for Generator-based AMS Circuit Design","volume-title":"IEEE Custom Integrated Circuits Conf. (CICC)","author":"Chang"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref13","first-page":"1","article-title":"MESH: Explicit and Flexible Generation of Analog Arrays","volume-title":"2017 14th Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"Prautsch"},{"key":"ref14","first-page":"300","article-title":"Modelling of Capacitor Mismatch and Non-Linearity Effects in Charge Redistribution SAR ADCs","volume-title":"Proc. of the 17th Int. Conf. Mixed Design of Integrated Circuits and Systems - MIXDES","author":"Haenzsche"},{"issue":"5","key":"ref15","doi-asserted-by":"crossref","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","article-title":"Matching Properties of MOS Transistors","volume":"24","author":"Pelgrom","year":"1989","journal-title":"IEEE Journal of solid-state circuits"},{"issue":"1","key":"ref16","doi-asserted-by":"crossref","DOI":"10.1109\/TED.2018.2860929","article-title":"From Process Corners to Statistical Circuit Design Methodology: Opportunities and Challenges","volume":"66","author":"Dongaonkar","year":"2019","journal-title":"IEEE Trans. on Electron Devices"},{"issue":"8","key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/4.400436","article-title":"Trimless High Precision Ratioed Resistors in D\/A and A\/D Converters","volume":"30","author":"Wittmann","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378710"},{"key":"ref19","first-page":"1","article-title":"Analysis and Optimization of Voltage Reference Circuits Based on Sub-1V MOSFETs Operating in Different CMOS Technologies","volume-title":"16. GMM\/ITG-Fachtagung Analog ANALOG","author":"Quarata"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1109\/IRPS.2016.7574581","article-title":"BTI Induced Dispersion: Challenges and Opportunities for SRAM Bit Cell Optimization","volume-title":"IEEE Int. Reliability Physics Symp. (IRPS)","author":"Cacho"},{"volume-title":"WiCkeD EDA Tools for Process Migration, Sizing, and Verification of Custom IC","key":"ref21"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816280.pdf?arnumber=9816280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T15:55:18Z","timestamp":1710431718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816280","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}