{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:20:42Z","timestamp":1725600042716},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816318","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:02:28Z","timestamp":1657569748000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Spotting the gap in the design flow for superconducting electronic devices"],"prefix":"10.1109","author":[{"given":"Frank","family":"Feldhoff","sequence":"first","affiliation":[{"name":"Technische Universität Ilmenau,Advanced Electromagnetics Group,Germany"}]},{"given":"Georg","family":"Glaser","sequence":"additional","affiliation":[{"name":"IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH (IMMS GmbH),Ilmenau,Germany"}]},{"given":"Hannes","family":"Toepfer","sequence":"additional","affiliation":[{"name":"Technische Universität Ilmenau,Advanced Electromagnetics Group,Germany"}]}],"member":"263","reference":[{"article-title":"Josim-tools","year":"2022","author":"le roux","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/77.621792"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/77.622122"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.3.325"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.cryogenics.2009.02.001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2012.2228732"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3135905"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/20.133816"},{"key":"ref15","first-page":"407","article-title":"A Josephson Integrated Circuit Simulator (JSIM) for Superconductive Electronics Application","author":"fang","year":"1989","journal-title":"Extended Abstracts of 1989 Int'l Superconductivity Electronics Conf (ISEC 89)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2897312"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1590\/1\/012040"},{"key":"ref18","article-title":"Yosys-a free Verilog synthesis suite","author":"wolf","year":"2013","journal-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)"},{"year":"0","key":"ref19","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2522299"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2096792"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.97624"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/77.403306"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.3585849"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.3.333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.3.342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.900649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aaa3a0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-015-8839-3_18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2915771"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/77.892144"},{"article-title":"Qrouter","year":"0","author":"edwards","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2829776"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/BEC49624.2020.9277224"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2815919"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816318.pdf?arnumber=9816318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T00:43:20Z","timestamp":1659660200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816318","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}