{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:19:28Z","timestamp":1725599968703},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816344","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:02:28Z","timestamp":1657569748000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Design Flow and EDA-Tool for an Automated Implementation of ASIC Configuration Interfaces"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Bastl","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany"}]},{"given":"Zhihong","family":"Lei","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany"}]},{"given":"Jonas","family":"Meier","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany"}]},{"given":"Ralf","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany"}]},{"given":"Stefan","family":"Heinen","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MIM.2009.4762946"},{"key":"ref3","first-page":"1","article-title":"An Adaptable UART Based Configuration and Readout Interface for IC Prototypes","author":"m\u00fcller","year":"2012","journal-title":"8th Conference on Ph D Research in Microelectronics & Electronics 2012"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICECS49266.2020.9294974"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICECS.2004.1399731"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2006.33"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2017.4241347"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816344.pdf?arnumber=9816344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T00:43:19Z","timestamp":1659660199000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816344","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}