{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:07:44Z","timestamp":1725667664623},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,3]]},"DOI":"10.1109\/smacd58065.2023.10192114","type":"proceedings-article","created":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T17:26:39Z","timestamp":1690824399000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Extending C\/ID Methodology for Optimal Implementation of Single-Stage Discrete-Time Amplifiers"],"prefix":"10.1109","author":[{"given":"Sakthidasan","family":"Kalidasan","sequence":"first","affiliation":[{"name":"University of Utah,ECE Department,Salt Lake City,USA"}]},{"given":"Armin","family":"Tajalli","sequence":"additional","affiliation":[{"name":"University of Utah,ECE Department,Salt Lake City,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3242209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3181969"},{"journal-title":"AIDAsoft","year":"0","key":"ref2"},{"journal-title":"WickeD Manual for WickeD&#x2122; 6 8 MunEDA GmbH","year":"0","key":"ref1"},{"journal-title":"Charge-Based MOS Transistor Modeling The EKV Model for Low-Power and RF IC Design","year":"2006","author":"enz","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1017\/9781108125840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036683"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3172408"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520726"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD55068.2022.9816336"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICDMW.2015.226"}],"event":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2023,7,3]]},"location":"Funchal, Portugal","end":{"date-parts":[[2023,7,5]]}},"container-title":["2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10192100\/10192102\/10192114.pdf?arnumber=10192114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T17:41:45Z","timestamp":1692639705000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10192114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/smacd58065.2023.10192114","relation":{},"subject":[],"published":{"date-parts":[[2023,7,3]]}}}