{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:09:28Z","timestamp":1730297368003,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,3]]},"DOI":"10.1109\/smacd58065.2023.10192216","type":"proceedings-article","created":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T17:26:39Z","timestamp":1690824399000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["NVSystolic: Heterogeneous Simulation Framework for Emerging Memories with Systolic Array"],"prefix":"10.1109","author":[{"given":"J","family":"Chithambara Moorthii","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi,New Delhi,India"}]},{"given":"Sufyan","family":"Khanv","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi,New Delhi,India"}]},{"given":"Manan","family":"Suri","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi,New Delhi,India"}]}],"member":"263","reference":[{"journal-title":"An in-depth look at google\u2019s first tensor processing unit (tpu)","year":"2017","author":"Sato","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2004.08.011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-91734-4_26"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573527"},{"key":"ref6","first-page":"28","article-title":"Cacti 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP laboratories"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"article-title":"Scale-sim: Systolic cnn accelerator simulator","year":"2018","author":"Samajdar","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974666"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561408"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"}],"event":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2023,7,3]]},"location":"Funchal, Portugal","end":{"date-parts":[[2023,7,5]]}},"container-title":["2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10192100\/10192102\/10192216.pdf?arnumber=10192216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T15:33:08Z","timestamp":1709307188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10192216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/smacd58065.2023.10192216","relation":{},"subject":[],"published":{"date-parts":[[2023,7,3]]}}}