{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T21:12:25Z","timestamp":1771967545262,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,2]]},"DOI":"10.1109\/smacd61181.2024.10745395","type":"proceedings-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T13:37:50Z","timestamp":1731332270000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Rapid Prototyping Platform for Integrated Circuits for Quantum Computing"],"prefix":"10.1109","author":[{"given":"Jonas","family":"Mair","sequence":"first","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sabitha","family":"Kusuma","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Liebau","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lammert","family":"Duipmans","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lea","family":"Schreckenberg","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Vliex","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Zambanini","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan van","family":"Waasen","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering,Electronics and Analytics - Electronic Systems (ZEA-2) Forschungszentrum Jülich,Jülich,Germany,52425"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838410"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9971043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268801"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00528-y"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2937234"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3024678"},{"key":"ref7","article-title":"\u2019DC and RF characterization of bulk CMOS and FD-SOI devices at cryogenic temperatures with respect to quantum computing applications\u2019","author":"Artanov"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3011576"},{"key":"ref9","first-page":"28","article-title":"\u2019AMBA APB Protocol Specification\u2019"}],"event":{"name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Volos, Greece","start":{"date-parts":[[2024,7,2]]},"end":{"date-parts":[[2024,7,5]]}},"container-title":["2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10745284\/10745377\/10745395.pdf?arnumber=10745395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T20:52:47Z","timestamp":1771966367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/smacd61181.2024.10745395","relation":{},"subject":[],"published":{"date-parts":[[2024,7,2]]}}}