{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:03:13Z","timestamp":1774022593852,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,2]]},"DOI":"10.1109\/smacd61181.2024.10745397","type":"proceedings-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T18:37:50Z","timestamp":1731350270000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["End-to-end Integration of OpenTitan Security Features in a Pure RISC-V SoC"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Musa","sequence":"first","affiliation":[{"name":"Università di Bologna,Bologna,Italy"}]},{"given":"Emanuele","family":"Parisi","sequence":"additional","affiliation":[{"name":"Università di Bologna,Bologna,Italy"}]},{"given":"Luca","family":"Barbierato","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Torino,Italy"}]},{"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[{"name":"Università di Bologna,Bologna,Italy"}]},{"given":"Francesco","family":"Barchi","sequence":"additional","affiliation":[{"name":"Università di Bologna,Bologna,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181732"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2815653"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3453112"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3560834.3563831"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546873"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2023.3251954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3649153.3649213"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"}],"event":{"name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Volos, Greece","start":{"date-parts":[[2024,7,2]]},"end":{"date-parts":[[2024,7,5]]}},"container-title":["2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10745284\/10745377\/10745397.pdf?arnumber=10745397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T11:01:31Z","timestamp":1732705291000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,2]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/smacd61181.2024.10745397","relation":{},"subject":[],"published":{"date-parts":[[2024,7,2]]}}}