{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T05:26:03Z","timestamp":1732771563113,"version":"3.29.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018709","name":"European Defence Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018709","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,2]]},"DOI":"10.1109\/smacd61181.2024.10745406","type":"proceedings-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T18:37:50Z","timestamp":1731350270000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Verilog-A\/MS Compact Model for the Temperature Dependency of the Open-Circuit Voltage for Integrated Diodes"],"prefix":"10.1109","author":[{"given":"Pablo","family":"Fern\u00e1ndez-Peramo","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Seville (IMSE-CNM), CSIC-Universidad de Sevilla,Spain"}]},{"given":"Juan A.","family":"Le\u00f1ero-Bardallo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Seville (IMSE-CNM), CSIC-Universidad de Sevilla,Spain"}]},{"given":"Sergio","family":"Palomeque-Mangut","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Seville (IMSE-CNM), CSIC-Universidad de Sevilla,Spain"}]},{"given":"\u00c1ngel","family":"Rodr\u00edguez-V\u00e1zquez","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Seville (IMSE-CNM), CSIC-Universidad de Sevilla,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870559"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2811342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.5024243"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/9781119971009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3086186"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPEICES.2018.8897434"},{"key":"ref7","article-title":"Photodetectors: Devices","author":"Donati","year":"2021","journal-title":"Circuits and Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935695"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2189116"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304652"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2075910"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2020.2987393"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3068595"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.egypro.2012.07.041"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3350549"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268542"},{"journal-title":"Automotive Electronics Council AEC Q100 REV-H","article-title":"Failure mechanism based stress test qualification for integrated circuits","year":"2014","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/0470068329"}],"event":{"name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2024,7,2]]},"location":"Volos, Greece","end":{"date-parts":[[2024,7,5]]}},"container-title":["2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10745284\/10745377\/10745406.pdf?arnumber=10745406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T11:02:03Z","timestamp":1732705323000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/smacd61181.2024.10745406","relation":{},"subject":[],"published":{"date-parts":[[2024,7,2]]}}}