{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:33:30Z","timestamp":1763458410230,"version":"3.29.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,2]]},"DOI":"10.1109\/smacd61181.2024.10745461","type":"proceedings-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T18:37:50Z","timestamp":1731350270000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Area-Aware Logic Mapping for MAGIC based In-Memory Computing"],"prefix":"10.1109","author":[{"given":"Jiaxiang","family":"Pan","sequence":"first","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering & Computer Science,Ningbo,China,315211"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering & Computer Science,Ningbo,China,315211"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549348"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473976"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714939"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2019.2931188"},{"author":"Mishchenko","key":"ref9","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800125.804049"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref12","article-title":"IWLS\u201993 benchmark set: Version 4.0","author":"McElvain","year":"1993","journal-title":"IWLS"}],"event":{"name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2024,7,2]]},"location":"Volos, Greece","end":{"date-parts":[[2024,7,5]]}},"container-title":["2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10745284\/10745377\/10745461.pdf?arnumber=10745461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:20:56Z","timestamp":1732717256000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,2]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/smacd61181.2024.10745461","relation":{},"subject":[],"published":{"date-parts":[[2024,7,2]]}}}