{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:09Z","timestamp":1773246909107,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T00:00:00Z","timestamp":1719878400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,2]]},"DOI":"10.1109\/smacd61181.2024.10745463","type":"proceedings-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T18:37:50Z","timestamp":1731350270000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Mitigating Power and Process Variation for Analog CIM Design Migration"],"prefix":"10.1109","author":[{"given":"Shih-Han","family":"Chang","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Wen","family":"Yang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hau-Wei","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Cheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Liang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Nan","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang-Ming Chiao Tung University,Hsinchu City,Taiwan,R.O.C."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.11.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ssps.2017.8071560"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATEE52255.2021.9425279"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106850"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712559"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/3400302.3415686","article-title":"CEPA: CNN-based Early Performance Assertion Scheme for Analog and Mixed-Signal Circuit Simulation","volume-title":"IEEE Int\u2019l Conf. on Computer-Aided Design","author":"Zhang"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937538"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/3400302.3415752","article-title":"Achieving Analog Layout Integrity through Learning and Migration","volume-title":"Int\u2019l Conf. on Computer-Aided Design","author":"Lin"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3046561"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2009.2017433"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/2463209.2488739","article-title":"Simultaneous analog placement and routing with current flow and current density considerations","volume-title":"Design Automation Conf. (DAC)","author":"Ou"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474213"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3403932"}],"event":{"name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","location":"Volos, Greece","start":{"date-parts":[[2024,7,2]]},"end":{"date-parts":[[2024,7,5]]}},"container-title":["2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10745284\/10745377\/10745463.pdf?arnumber=10745463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:34:40Z","timestamp":1732718080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,2]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/smacd61181.2024.10745463","relation":{},"subject":[],"published":{"date-parts":[[2024,7,2]]}}}