{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:26:52Z","timestamp":1754162812441,"version":"3.41.2"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11091607","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["1\/2C<sub>cell<\/sub>V<sup>2<\/sup>\n                  <sub>DD<\/sub>? An Energy Model for Compute-in-Memory SRAM Cells"],"prefix":"10.1109","author":[{"given":"Simon","family":"Wilhelmst\u00e4tter","sequence":"first","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joschua","family":"Conrad","sequence":"additional","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Stark","sequence":"additional","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Devanshi","family":"Upadhyaya","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Institute for Computer Architecture and Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ma\u00ebl","family":"Gay","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Institute for Computer Architecture and Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Institute for Computer Architecture and Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-6684-4730-7.ch006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720526"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2745818"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431575"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3214064"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323763"},{"journal-title":"MLPerf Tiny Benchmark","year":"2021","author":"Banbury","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.90"},{"key":"ref13","article-title":"PyTorch: An Imperative Style, High-Performance Deep Learning Library","volume-title":"Advances in Neural Information Processing Systems","author":"Paszke","year":"2019"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11091607.pdf?arnumber=11091607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:38:59Z","timestamp":1753900739000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11091607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11091607","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}