{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T18:01:29Z","timestamp":1787162489671,"version":"3.56.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11091967","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Technology-independent Layout Generator of Industry-grade Power Devices Validated Down to 22-nm Nodes"],"prefix":"10.1109","author":[{"given":"Duarte","family":"Marques","sequence":"first","affiliation":[{"name":"ULisbon,Instituto Superior Técnico"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Martins","sequence":"additional","affiliation":[{"name":"ULisbon,Instituto Superior Técnico"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marcelino","family":"Santos","sequence":"additional","affiliation":[{"name":"ULisbon,Instituto Superior Técnico"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2024.155205"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578916"},{"key":"ref4","volume-title":"Cadence SKILL Language User Guide. Version IC6.1.8","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS55711.2022.9970011"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","location":"Istanbul, Turkiye","start":{"date-parts":[[2025,7,7]]},"end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11091967.pdf?arnumber=11091967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:27:19Z","timestamp":1753853239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11091967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11091967","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}