{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:20:39Z","timestamp":1754162439264,"version":"3.41.2"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092079","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["3D Monte Carlo Simulations of n-type Nanowire-FETs: The Effect of Gate Scaling"],"prefix":"10.1109","author":[{"given":"Murad G. K.","family":"Alabdullah","sequence":"first","affiliation":[{"name":"Swansea University Swansea,Faculty of Science & Engineering,Dept. Electronic & Electrical Engineering,Wales,United Kingdom"}]},{"given":"N.","family":"Seoane","sequence":"additional","affiliation":[{"name":"University of Santiago de Compostela,CITIUS,Santiago de Compostela,Spain"}]},{"given":"A. J.","family":"Garc\u00eda-Loureiro","sequence":"additional","affiliation":[{"name":"Swansea University Swansea,Faculty of Science & Engineering,Dept. Electronic & Electrical Engineering,Wales,United Kingdom"}]},{"given":"K.","family":"Kalna","sequence":"additional","affiliation":[{"name":"Swansea University Swansea,Faculty of Science & Engineering,Dept. Electronic & Electrical Engineering,Wales,United Kingdom"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/s3s.2015.7333521"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/365689"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268386"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3017756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268427"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/mi15101187"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.2980925"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-022-01695-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/icm50269.2020.9331813"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jeds.2024.3416200"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/nano12040591"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/ma12152391"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/essderc.2015.7324707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/led.2021.3109586"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3188945"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2013.6724667"},{"volume-title":"Solid State Physics","year":"1976","author":"Ashcroft","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/1361-648x\/aab10f"},{"year":"2023","key":"ref19","article-title":"International Roadmap for Devices and Systems (IRDS): 2023 Edition"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.4820390"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/s0038-1101(01)00331-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1332424"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.5099914"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/cas62834.2024.10736781"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s40820-025-01674-8"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2024.3377606"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092079.pdf?arnumber=11092079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:34:08Z","timestamp":1753853648000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092079","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}