{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:18:00Z","timestamp":1759191480511,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092083","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Characterization of Inter-Chip Interconnects Using Piecewise Effective Capacitance"],"prefix":"10.1109","author":[{"given":"Nilotpal","family":"Sarma","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication Engineering,Roorkee,India"}]},{"given":"Ashutosh","family":"Yadav","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication Engineering,Roorkee,India"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication Engineering,Roorkee,India"}]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Communication Engineering,Roorkee,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/3dic.2016.7970006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2007.907812"},{"key":"ref3","first-page":"425","article-title":"Driver waveform computation for timing analysis with multiple voltage threshold driver models","volume-title":"2008 45th ACM\/IEEE Design Automation Conference","author":"Feldmann"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isqed60706.2024.10528775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2021.3061484"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2004.842315"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775931"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092083.pdf?arnumber=11092083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T17:50:00Z","timestamp":1759168200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092083","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}