{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:08Z","timestamp":1772906708077,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092103","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["ATOMIC: Automatic Tool for Memristive IMPLY based Circuit-level Simulation and Validation"],"prefix":"10.1109","author":[{"given":"Fabian","family":"Seiler","sequence":"first","affiliation":[{"name":"Technische Universit&#x00E4;t Wien (TU Wien),Austria"}]},{"given":"Peter M.","family":"Hinkel","sequence":"additional","affiliation":[{"name":"Heidelberg University,Germany"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"Technische Universit&#x00E4;t Wien (TU Wien),Austria"}]},{"given":"Nima","family":"TaheriNejad","sequence":"additional","affiliation":[{"name":"Heidelberg University,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","article-title":"Behavioral leakage and inter-cycle variability emulator model for rerams (BELIEVER)","volume-title":"CoRR","author":"Radakovits","year":"2021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3438113"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3426926"},{"key":"ref8","article-title":"Atomic: Automatic tool for memristive imply-based circuit-level simulation and validation","author":"Seiler","year":"2024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2017.7946813"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-018-1198-5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS64004.2025.10966340"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","location":"Istanbul, Turkiye","start":{"date-parts":[[2025,7,7]]},"end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092103.pdf?arnumber=11092103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:31:22Z","timestamp":1753853482000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092103","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}