{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:33:10Z","timestamp":1775230390944,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092143","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Hardware-Software Co-Design for Resource Efficient Gesture Classification System for FPGAs"],"prefix":"10.1109","author":[{"given":"Rashed","family":"Al Amin","sequence":"first","affiliation":[{"name":"University of Siegen,Institute for Embedded Systems,Siegen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"University of Siegen,Institute for Embedded Systems,Siegen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2019.2932429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS64408.2024.10752451"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2025.3538016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2864321"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3404623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RSP53691.2021.9806230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNS62192.2024.10776205"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106695"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSRS63046.2024.10927443"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSPA61559.2024.10794303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNS62192.2024.10776054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3100109"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3277857"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CBS.2018.8612238"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2019.8906956"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","location":"Istanbul, Turkiye","start":{"date-parts":[[2025,7,7]]},"end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092143.pdf?arnumber=11092143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:00Z","timestamp":1753900740000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092143","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}