{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:20:05Z","timestamp":1754162405027,"version":"3.41.2"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092160","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Verification of RISC-V R-type Instructions Using A Custom Cocotb Based Approach"],"prefix":"10.1109","author":[{"given":"\u015eennur","family":"G\u00fcney","sequence":"first","affiliation":[{"name":"Anka Microelectronic Systems,Turkiye"}]},{"given":"Ihsan","family":"Cicek","sequence":"additional","affiliation":[{"name":"Gebze Technical University,Δ-Laboratory,Dept. of Electronics Eng.,Turkiye"}]}],"member":"263","reference":[{"volume-title":"RISC-V International","key":"ref1"},{"key":"ref2","first-page":"77","article-title":"Verification of RISC-V Processor beyond RV32I ISA","volume-title":"Lecture Notes in Engineering and Computer Science: Proceedings of The World Congress on Engineering 2022","author":"Awasthi"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCS51430.2021.9441789"},{"article-title":"PyVSC: SystemVerilog-Style Constraints, and Coverage in Python","volume-title":"Workshop on Open-Source EDA Technology (WOSET)","author":"Ballance","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM56102.2022.10011364"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/icm60448.2023.10378910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.51201\/jusst\/21\/05358"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815726"},{"key":"ref10","first-page":"1","article-title":"DatagenDV: Python Constrained Random Test Stimulus Framework","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCON)","author":"George"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092160.pdf?arnumber=11092160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:24:14Z","timestamp":1753853054000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092160","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}