{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:19:22Z","timestamp":1754162362491,"version":"3.41.2"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092178","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid AI-Optimization Method for Latent Defect Detection Through Test Transistor Insertion in Analog Circuits"],"prefix":"10.1109","author":[{"given":"Sankhya","family":"Bhattacharya","sequence":"first","affiliation":[{"name":"KU Leuven,Dept. Electrical Engineering (ESAT- MICAS),Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges","family":"Gielen","sequence":"additional","affiliation":[{"name":"KU Leuven,Dept. Electrical Engineering (ESAT- MICAS),Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3191990"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3244892"},{"issue":"11","key":"ref3","first-page":"2115","article-title":"Pinhole Latent Defect Modeling and Simulation for Defect-Oriented Analog\/Mixed-Signal Testing","volume":"38","author":"Xama","year":"2019","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"ref4","first-page":"905","article-title":"Automated Testing of Mixed-Signal Integrated Circuits by Topology Modification","volume":"29","author":"Xama","year":"2021","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1993.595826"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"volume-title":"BSIM4.3.0 MOSFET Model","year":"2000","author":"Sheu","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3139311"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3191990"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092178.pdf?arnumber=11092178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:21:32Z","timestamp":1753852892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092178","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}