{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:19:11Z","timestamp":1754162351138,"version":"3.41.2"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/smacd65553.2025.11092209","type":"proceedings-article","created":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:20:27Z","timestamp":1753813227000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Process-Portable Layout Generation of High-Speed Digital Circuit Using Standard Cells in FinFET"],"prefix":"10.1109","author":[{"given":"Taeseung","family":"Kang","sequence":"first","affiliation":[{"name":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"}]},{"given":"Taeho","family":"Shin","sequence":"additional","affiliation":[{"name":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"}]},{"given":"Heejun","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix,Solution Development Team,Seongnam,Korea"}]},{"given":"Jaeduk","family":"Han","sequence":"additional","affiliation":[{"name":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712514"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870240"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICACS60934.2024.10473245"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3294462"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980646"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938396"},{"key":"ref9","first-page":"1","article-title":"3D Integration of Power Semiconductor Devices based on Surface Bump Technology","volume-title":"5th International Conference on Integrated Power Electronics Systems","author":"Mermet-Guyennet"}],"event":{"name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","start":{"date-parts":[[2025,7,7]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2025,7,10]]}},"container-title":["2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091816\/11091606\/11092209.pdf?arnumber=11092209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:13:27Z","timestamp":1753852407000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11092209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/smacd65553.2025.11092209","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}