{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T12:34:10Z","timestamp":1754397250629},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/snpd.2016.7515898","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:58Z","timestamp":1469551138000},"page":"183-188","source":"Crossref","is-referenced-by-count":1,"title":["An efficient page replacement algorithm for PCM-based mobile embedded systems"],"prefix":"10.1109","author":[{"given":"Seunghoon","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyokyung","family":"Bahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Design space exploration for 3d-stacked drams","author":"c","year":"2011","journal-title":"Proc Design Automation & Test in Europe"},{"key":"ref11","article-title":"Ushering in the 3D Memory Era with V-NAND","author":"elliot","year":"2013","journal-title":"Proc Flash Memory Summit"},{"key":"ref12","article-title":"Apparatus and Method for Implementing a Multi-level Memory Hierarchy Having Different Operating Modes","author":"ramanujan","year":"2013","journal-title":"US 20130268728 A1 Intel Corporation"},{"key":"ref13","article-title":"Co-optimizing Systems, OS, Applications, SSDs and NVM","author":"coulson","year":"2012","journal-title":"Proc Non-Volatile Memories Workshop"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1067627.806596"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2014.56"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2329674"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"year":"0","key":"ref6"},{"key":"ref5","first-page":"241","author":"coffman","year":"1973","journal-title":"Operating Systems Theory"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"ref7","article-title":"Can We Reach Tbit\/sq.in. Storage Densities with Phase-Change Media?","author":"wright","year":"2006","journal-title":"Proc Eur Phase-Change Ovonics Symp"},{"key":"ref2","first-page":"73","article-title":"Unioning of the buffer cache and journaling layers with non-volatile memory","author":"lee","year":"2013","journal-title":"Proc 11th USENIX Conference on File and Storage Technologies (FAST13)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2011.02.042"},{"key":"ref9","article-title":"Memory Channel that Supports near Memory and Far Memory Access","author":"nale","year":"2013","journal-title":"PCT\/US2011\/054421"}],"event":{"name":"2016 17th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)","start":{"date-parts":[[2016,5,30]]},"location":"Shanghai, China","end":{"date-parts":[[2016,6,1]]}},"container-title":["2016 17th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7510515\/7515861\/07515898.pdf?arnumber=7515898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:39:46Z","timestamp":1474645186000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7515898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/snpd.2016.7515898","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}