{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:46:07Z","timestamp":1729647967728,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/snpd.2017.8022760","type":"proceedings-article","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T20:39:37Z","timestamp":1504211977000},"page":"445-451","source":"Crossref","is-referenced-by-count":0,"title":["Performance evaluation of delayed-committing transactional memory"],"prefix":"10.1109","author":[{"given":"Sekai","family":"Ichii","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shohei","family":"Hayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Nunome","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Hirata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoshi","family":"Shibayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/1669112.1669132","article-title":"EazyHTM: Eager-Lazy Hardware Transactional Memory","author":"tomic","year":"2009","journal-title":"Proceedings of the 42nd Annual International Symposium on Microarchitecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168951"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"ref13","first-page":"194","volume":"4167","author":"dice","year":"2006","journal-title":"Transactional Locking II Proceedings of the 20th International Symposium on Distributed Computing Lecture Notes in Computer Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IIAI-AAI.2014.134"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACIT-CSI.2015.38"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/773453.808204","article-title":"A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories","author":"paramarcos","year":"1984","journal-title":"In Proc of International Symposium on Computer Architecture)"},{"journal-title":"Programming Environments Manual For 32-Bit Implementations of the PowerPC Architecture","article-title":"Freescale Semiconductor Inc.","year":"2005","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/HPCA.2005.41","author":"ananian","year":"2005","journal-title":"Unbounded Transactional Memory Proceedings of the 11th International Symposium on High-Performance Computer Architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.23"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.17"},{"key":"ref20","first-page":"225","article-title":"Robust ArchitecturalSupport for Transactional Memory in the POWER Architecture","author":"cain","year":"2013","journal-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture"},{"journal-title":"The GNU compiler collection","article-title":"GNU, GCC","year":"0","key":"ref22"},{"key":"ref21","first-page":"35","article-title":"STAMP: Stanford Transactional Applications for Multi-Processing","author":"minh","year":"2008","journal-title":"Proceedings of IEEE International Symposium on Workload Characterization"},{"journal-title":"IBM Corp POWER8 Processor User's Manual for the Single-Chip Module","year":"2016","key":"ref23"}],"event":{"name":"2017 18th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)","start":{"date-parts":[[2017,6,26]]},"location":"Kanazawa, Japan","end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 18th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8013514\/8022642\/08022760.pdf?arnumber=8022760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T01:26:19Z","timestamp":1659403579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8022760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/snpd.2017.8022760","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}