{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:56:12Z","timestamp":1764402972517,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/snpd.2019.8935751","type":"proceedings-article","created":{"date-parts":[[2019,12,20]],"date-time":"2019-12-20T00:36:07Z","timestamp":1576802167000},"page":"427-434","source":"Crossref","is-referenced-by-count":5,"title":["Shelving a Code Block for Thread-Level Speculation"],"prefix":"10.1109","author":[{"given":"Daiki","family":"Matsunaga","sequence":"first","affiliation":[]},{"given":"Atsushi","family":"Nunome","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Hirata","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542495"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764675"},{"key":"ref12","first-page":"212","author":"odaira","year":"2014","journal-title":"Thread-Level Speculation on Off-the-Shelf Hardware Transactional Memory"},{"key":"ref13","first-page":"24","article-title":"A Large-Scale Speculation for the Thread-Level Parallelization","volume":"17","author":"shoji","year":"2016","journal-title":"International Journal of Computer and Information Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2016.7550843"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SNPD.2017.8022759"},{"journal-title":"The OpenMP API specification for parallel programming","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"journal-title":"SPEC CPU2006","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1957.tb01515.x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8987-1_12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.970565"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229443"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753311"},{"journal-title":"Supercompilers for Parallel and Vector Computers","year":"1990","author":"zima","key":"ref1"},{"key":"ref9","first-page":"330","article-title":"Copy Or Discard Execution Model For Speculative Parallelization On Multicores","author":"tian","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchitecture (MICRO-41)"},{"key":"ref20","first-page":"369","article-title":"Simultaneous Multi-threading: Maximizing On-Chip Parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA"}],"event":{"name":"2019 20th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)","start":{"date-parts":[[2019,7,8]]},"location":"Toyama, Japan","end":{"date-parts":[[2019,7,11]]}},"container-title":["2019 20th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8932629\/8935640\/08935751.pdf?arnumber=8935751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:49:06Z","timestamp":1658155746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8935751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/snpd.2019.8935751","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}