{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:12:57Z","timestamp":1725401577426},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/socc.2004.1362330","type":"proceedings-article","created":{"date-parts":[[2004,12,23]],"date-time":"2004-12-23T04:34:02Z","timestamp":1103776442000},"page":"3-6","source":"Crossref","is-referenced-by-count":1,"title":["Fast parallel soft Vlterbl decoder mapping on a reconfigurable DSP platform"],"prefix":"10.1109","author":[{"given":"A.","family":"Kamalizad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Plattner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chengzhi Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"SAHARA architecture","author":"pan","year":"2004","journal-title":"Technical Report"},{"key":"ref3","first-page":"468","article-title":"Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver","author":"pan","year":"2003","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"journal-title":"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications","article-title":"IEEE Std. 802.11a","year":"1999","key":"ref6"},{"journal-title":"ETSI EN 300 744 vl 4 1","article-title":"Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for digital terrestrial television","year":"2001","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/18.669123"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1109\/CAHPC.2003.1250345","article-title":"A Very Fast 8192-Polnt Complex FFT Implementation Using MorphoSys Reconfigurable DSP","author":"kamalizad","year":"2003","journal-title":"Proceedings of 15th Symposium on Computer Architecture and High Performance Computing SBAC-PAD 2003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"}],"event":{"name":"IEEE International SOC Conference, 2004. Proceedings.","location":"Santa Clara, CA, USA"},"container-title":["IEEE International SOC Conference, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9408\/29848\/01362330.pdf?arnumber=1362330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T09:43:29Z","timestamp":1497606209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1362330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/socc.2004.1362330","relation":{},"subject":[]}}