{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:45:08Z","timestamp":1729633508353,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/socc.2004.1362424","type":"proceedings-article","created":{"date-parts":[[2004,12,23]],"date-time":"2004-12-23T09:34:02Z","timestamp":1103794442000},"page":"247-250","source":"Crossref","is-referenced-by-count":4,"title":["MOS current mode logic: design, optimization, and variability"],"prefix":"10.1109","author":[{"given":"H.","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Elmasry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.811023"},{"key":"2","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LPE.2000.155261","article-title":"mos current mode logic for low power, low noise cordic computation in mixed-signal environments","author":"musicer","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"10","first-page":"451","article-title":"Design for variability in DSM technologies","author":"nassif","year":"2000","journal-title":"Proc IEEE ISQED"},{"key":"1","first-page":"1181","article-title":"An MOS Current Mode Logic (MCML) circuit for low-power sub-GHz processors","volume":"e75 c","author":"yamashina","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777319"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"6"},{"journal-title":"MOSEFT Modeling & BSIM3 User's Guide","year":"1999","author":"cheng","key":"5"},{"key":"4","first-page":"135","article-title":"Impact of on-chip process variations on MCML performance","author":"bruma","year":"2003","journal-title":"Proc IEEE SOC"},{"journal-title":"Predective Technology Model","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801604"}],"event":{"name":"IEEE International SOC Conference, 2004. Proceedings.","location":"Santa Clara, CA, USA"},"container-title":["IEEE International SOC Conference, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9408\/29848\/01362424.pdf?arnumber=1362424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:43:30Z","timestamp":1497620610000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1362424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/socc.2004.1362424","relation":{},"subject":[]}}