{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:01:39Z","timestamp":1725512499531},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/socc.2004.1362426","type":"proceedings-article","created":{"date-parts":[[2004,12,23]],"date-time":"2004-12-23T09:34:02Z","timestamp":1103794442000},"page":"255-258","source":"Crossref","is-referenced-by-count":0,"title":["Simultaneous bidmectional PAM4 link with built-in self-test"],"prefix":"10.1109","author":[{"family":"Ming-ta Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.E.","family":"Sobelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Design, modeling and characterization of high speed backplane interconnect","author":"kollipara","year":"0","journal-title":"DesignCon 2003"},{"key":"13","article-title":"High performance backplane design using the marvell alaska? X Quad 3.125 Gb\/s SERDES","author":"dalmia","year":"2001","journal-title":"Marvell White Paper"},{"key":"14","first-page":"343","article-title":"A 3.3 V analog adaptive line-equalizer for fast ethernet data communication","author":"babanezhad","year":"1998","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"11","article-title":"Extending the life of today's backplanes through simultaneous bidirectional transmission","author":"harrison","year":"0","journal-title":"DesignCon 2004"},{"key":"12","article-title":"White paper on transmit pre-emphasis and receive equalization","author":"zhang","year":"2002","journal-title":"Mind-speed Technologies - A Conexant Bus"},{"journal-title":"Architecture and design of a simultaneously bidirectional single-ended high speed chip-to-chip interface","year":"2001","author":"drost","key":"3"},{"journal-title":"SATA 1 0a Specification","year":"2003","key":"2"},{"journal-title":"Multi-Gigabit SerDes White Paper","article-title":"Multi-gigabit SerDes: The cornerstone of high speed serial interconnects","year":"2003","key":"1"},{"key":"10","article-title":"GHz serial link transceiver using multiple-valued data representation","author":"fukaishi","year":"2002","journal-title":"IEEE 11th International Workshop on Post Binary ULSI"},{"key":"7","first-page":"363","article-title":"An adaptive PAM-4 5 Gb\/s backplane transceiver in 0.25?m CMOS","author":"sonntag","year":"2002","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.841504"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2002.1057872"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2001.967667"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2002.1057871"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.987082"}],"event":{"name":"IEEE International SOC Conference, 2004. Proceedings.","location":"Santa Clara, CA, USA"},"container-title":["IEEE International SOC Conference, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9408\/29848\/01362426.pdf?arnumber=1362426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:45:35Z","timestamp":1489459535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1362426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/socc.2004.1362426","relation":{},"subject":[]}}