{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:59:57Z","timestamp":1725523197091},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/socc.2005.1554487","type":"proceedings-article","created":{"date-parts":[[2005,12,13]],"date-time":"2005-12-13T15:55:52Z","timestamp":1134489352000},"page":"165-170","source":"Crossref","is-referenced-by-count":2,"title":["DG-SRAM: A Low Leakage Memory Circuit"],"prefix":"10.1109","author":[{"given":"P.","family":"Elakkumanan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Thondapu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Sridhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Fundamentals of Modern VLSI Devices","year":"1998","author":"taur","key":"3"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2003","key":"2"},{"journal-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"7","first-page":"445","article-title":"CMOS device optimization for system-on-a- Chip applications","author":"imai","year":"2000","journal-title":"IEDM Technical Digest"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"5","first-page":"251","article-title":"Dynamic Vt SRAM: A leakage tolerant cache memory for low voltage microprocessors","author":"kim","year":"2000","journal-title":"Proc Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"4","first-page":"58","article-title":"Overcoming timing, power bottlenecks","author":"abraham","year":"2003","journal-title":"EE Times"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904442"},{"journal-title":"Berkeley predictive technology model","year":"2000","key":"8"},{"key":"11","first-page":"534","article-title":"An asymmetric SRAM cell to lower Gate leakage","author":"aziri","year":"2004","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"}],"event":{"name":"2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics","location":"Herndon, VA, USA"},"container-title":["2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10415\/33077\/01554487.pdf?arnumber=1554487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T18:02:03Z","timestamp":1489514523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1554487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2005.1554487","relation":{},"subject":[]}}