{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:30:33Z","timestamp":1725654633464},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/socc.2007.4545421","type":"proceedings-article","created":{"date-parts":[[2008,6,20]],"date-time":"2008-06-20T11:40:38Z","timestamp":1213962038000},"page":"39-42","source":"Crossref","is-referenced-by-count":1,"title":["A merged MuGFET and planar SOI process"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Marshall","sequence":"first","affiliation":[]},{"given":"C. Rinn","family":"Cleavelin","sequence":"additional","affiliation":[]},{"family":"Weize Xiong","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Pacha","sequence":"additional","affiliation":[]},{"given":"Gerhard","family":"Knoblinger","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Von Armin","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Schulz","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Schruefer","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Matthews","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Molzer","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Patruno","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Russ","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"118","article-title":"MuGFET - A Quasi Planar Double Gate Transistor","author":"tang","year":"2001","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2002.1015413"},{"key":"ref10","first-page":"252","article-title":"Technology scaling behavior of optimum reverse body bias for standbyleakage power reduction in CMOS ICs","author":"kesharvarzi","year":"1999","journal-title":"Intl Symp on Low Power Electronics and Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2003.1242919"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.958032"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.832787"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.1996.534679"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346969"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/b100866","author":"marshall","year":"2002","journal-title":"SOI Design Analog Memory and Digital Techniques"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.864392"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307700"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.857538"}],"event":{"name":"2007 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2007,9,26]]},"location":"Hsin Chu, Taiwan","end":{"date-parts":[[2007,9,29]]}},"container-title":["2007 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4540056\/4545405\/04545421.pdf?arnumber=4545421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T18:10:04Z","timestamp":1684433404000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4545421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2007.4545421","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}