{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:08:37Z","timestamp":1729670917068,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/socc.2007.4545431","type":"proceedings-article","created":{"date-parts":[[2008,6,20]],"date-time":"2008-06-20T15:40:38Z","timestamp":1213976438000},"page":"79-82","source":"Crossref","is-referenced-by-count":0,"title":["Intra-die process parameter variation and leakage analysis of cache at the microarchitectural level"],"prefix":"10.1109","author":[{"given":"Manjari","family":"Agarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Elakkumanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramalingam","family":"Sridhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1366","article-title":"An analytical access time model for on-chip cache memories","author":"wada","year":"1999","journal-title":"IEEE Journal of Solid-State Circuits"},{"journal-title":"U B D Group","article-title":"Berkeley Predictive Technology Model","year":"2000","key":"ref3"},{"journal-title":"S P E Corp","article-title":"SPEC CPU2000 benchmarks","year":"0","key":"ref10"},{"key":"ref6","article-title":"HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","author":"zhang","year":"2003","journal-title":"Univ of Virginia Dept of Computer Science Technical Report CS-2003–05"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"article-title":"The simplescalar tool set, version 2.0, Tech. Rep","year":"1997","author":"burger","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","article-title":"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS","volume":"24","author":"mukhopadhyay","year":"2005","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"journal-title":"B D Group","article-title":"Berkeley BSIM Models","year":"0","key":"ref2"},{"key":"ref9","first-page":"369","article-title":"Intrinsic MOSFET parameter fluctuations due to random dopant placement","volume":"5","author":"tang","year":"1997"},{"journal-title":"Intel","article-title":"Dual-Core Itanium 2-based Servers","year":"0","key":"ref1"}],"event":{"name":"2007 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2007,9,26]]},"location":"Hsin Chu, Taiwan","end":{"date-parts":[[2007,9,29]]}},"container-title":["2007 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4540056\/4545405\/04545431.pdf?arnumber=4545431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T09:17:59Z","timestamp":1497777479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4545431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/socc.2007.4545431","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}