{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:21:20Z","timestamp":1730298080110,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/socc.2008.4641528","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T19:14:45Z","timestamp":1224011685000},"page":"283-286","source":"Crossref","is-referenced-by-count":1,"title":["A framework of architectural synthesis for dynamically reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"Ting","family":"Liu","sequence":"first","affiliation":[{"name":"Laboratoire d'Instrumentation Electronique de Nancy, Universit\u00e9 Henri Poincar\u00e9 Nancy I, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camel","family":"Tanougast","sequence":"additional","affiliation":[{"name":"Laboratoire d'Instrumentation Electronique de Nancy, Universit\u00e9 Henri Poincar\u00e9 Nancy I, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Serge","family":"Weber","sequence":"additional","affiliation":[{"name":"Laboratoire d'Instrumentation Electronique de Nancy, Universit\u00e9 Henri Poincar\u00e9 Nancy I, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Datasheet of virtex Series FPGA","year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379627"},{"article-title":"a specification for the aes algorithm","year":"2003","author":"daemen","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655887"},{"key":"2","article-title":"synthesis support for design partitiong","author":"willoughby","year":"1997","journal-title":"Proceeding of the IEEE International Verilog HDL Conference (IVC"},{"journal-title":"Application - Specific Integrated Circuits","year":"1997","author":"john","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.238417"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45591-4_127","article-title":"behavioral partitioning with synthesis for multi-fpga architectures under interconnect, area, and latency constraints","author":"lakshmikanthan","year":"2000","journal-title":"Proceedings Parallel and Distributed Processing 15 IPDPS"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7908-1816-1_1"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234532"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368652"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1016\/S0141-9331(02)00102-3","article-title":"temporal partitioning methodology optimizing fpga resources for dynamically reconfigurable embedded real-time system","volume":"27","author":"tanougast","year":"2003","journal-title":"Microprocessors and Microsystems"}],"event":{"name":"2008 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2008,9,17]]},"location":"Newport Beach, CA, USA","end":{"date-parts":[[2008,9,20]]}},"container-title":["2008 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4632904\/4641463\/04641528.pdf?arnumber=4641528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,6]],"date-time":"2021-04-06T20:31:07Z","timestamp":1617741067000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4641528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2008.4641528","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}