{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:52Z","timestamp":1759146832233},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/socc.2008.4641544","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T15:14:45Z","timestamp":1223997285000},"page":"357-360","source":"Crossref","is-referenced-by-count":4,"title":["X-clock routing based on pattern matching"],"prefix":"10.1109","author":[{"family":"Chia-Chun Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Chieh Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jan-Ou Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Trong-Yen Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rong-Shue Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/764808.764816"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TVLSI.2004.830932"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1093\/ietfec\/e90-a.3.651"},{"key":"3","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1145\/127601.127688","article-title":"High-performance clock routing based on recursive geometric matching","author":"kahng","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","first-page":"573","article-title":"clock routing for high performance ic's","author":"jackson","year":"1990","journal-title":"Proc ACM\/IEEE DAC"},{"year":"2001","journal-title":"Edition","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1063\/1.1697872"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/505348.505355"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/82.204128"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ICCAD.1991.185269"},{"key":"9","first-page":"124","article-title":"-geometry clock tree construction with wire length and via minimization","author":"wang","year":"2007","journal-title":"IEEE International Symposium on VLSI-DAT"},{"key":"8","first-page":"2081","article-title":"high performance clock routing in x-architecture","author":"shen","year":"2006","journal-title":"IEEE International Symposium on Circuits and Systems"}],"event":{"name":"2008 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2008,9,17]]},"location":"Newport Beach, CA, USA","end":{"date-parts":[[2008,9,20]]}},"container-title":["2008 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4632904\/4641463\/04641544.pdf?arnumber=4641544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T08:32:25Z","timestamp":1497774745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4641544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2008.4641544","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}