{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T18:51:39Z","timestamp":1790967099559,"version":"4.1.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/socc.2009.5335668","type":"proceedings-article","created":{"date-parts":[[2009,11,20]],"date-time":"2009-11-20T18:33:15Z","timestamp":1258741995000},"page":"106-109","source":"Crossref","is-referenced-by-count":2,"title":["A multi-core signal processor for heterogeneous reconfigurable computing"],"prefix":"10.1109","author":[{"given":"D.","family":"Rossi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Campi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Deledda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Mucci","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Pucillo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Whitty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Chevobbe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Guyetant","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kuhnle","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.","family":"Putzke-Roeming","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","author":"wong","year":"2002","journal-title":"Future directions of (Programmable and Reconfigurable) Embedded Processor"},{"key":"16","author":"mucci","year":"2007","journal-title":"Intelligent cameras and embedded reconfigurable computing A case-study on motion detection SOC"},{"key":"13","author":"deledda","year":"2008","journal-title":"Design of a Communication Infrastructure for a Heterogeneus Reconfigurable Processor DATE"},{"key":"14","author":"whitty","year":"2008","journal-title":"Bandwidth Optimized SDRAM Controller for the MORPHEUS Reconfigurable Architecture IPDPS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364559"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310759"},{"key":"2","author":"hartenstein","year":"0","journal-title":"A decade of recon? gurable computing A visionary retrospective"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"10","year":"0","journal-title":"Abound Logc Embedded FPGA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1166666"},{"key":"6","article-title":"MorphoSys: An Integrated Re-Configurable Architecture","author":"singh","year":"1998","journal-title":"Proc NATO Symp System Concepts Integration"},{"key":"5","author":"hartenstein","year":"0","journal-title":"Recon? gurable Computing Architectures and Methodologies for System-on-Chip"},{"key":"4","author":"nurmi","year":"0","journal-title":"Processor Design System-On-Chip Computing for ASICs and FPGAs"},{"key":"9","author":"vorbach","year":"2003","journal-title":"Reconfigurable processor architectures for mobile phones IPDPS"},{"key":"8","year":"0"}],"event":{"name":"2009 International Symposium on System-on-Chip - SOC 2009","location":"Tampere","start":{"date-parts":[[2009,10,5]]},"end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5314285\/5335650\/05335668.pdf?arnumber=5335668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T02:48:21Z","timestamp":1489891701000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5335668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/socc.2009.5335668","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}