{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:21:31Z","timestamp":1730298091006,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/socc.2009.5335682","type":"proceedings-article","created":{"date-parts":[[2009,11,20]],"date-time":"2009-11-20T18:33:15Z","timestamp":1258741995000},"page":"038-041","source":"Crossref","is-referenced-by-count":2,"title":["Diagnosis of faults in template-based asynchronous circuits"],"prefix":"10.1109","author":[{"given":"Behnam","family":"Ghavami","sequence":"first","affiliation":[]},{"given":"Hamid-Reza","family":"Zarandi","sequence":"additional","affiliation":[]},{"given":"Arezoo","family":"Salarpour","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"IEEE Standard for Property Specification Language Reference Manual (PSL)","year":"2005","key":"13"},{"key":"14","first-page":"538","article-title":"FoCs: Automatic Generation of Simulation Checkers from Formal Specifications","volume":"1855","author":"abarbanel","year":"2000","journal-title":"LNCS"},{"key":"11","first-page":"220","article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","author":"chu","year":"1987","journal-title":"IEEE Int Conf Computer Design ICCD"},{"key":"12","article-title":"Test Generation for Ultra High-Speed Asynchronous Pipelines","author":"shi","year":"2005","journal-title":"IEEE International Test Conference"},{"year":"0","key":"3"},{"article-title":"Pipelined Asynchronous circuits","year":"1995","author":"lines","key":"2"},{"journal-title":"Principles of Asynchronous Circuit Design - A System Perspective","year":"2002","author":"sparso","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311875"},{"key":"7","article-title":"Data-Driven Process Decomposition for the Synthesis of Asynchronous circuits","author":"wong","year":"2001","journal-title":"Proc ICECS"},{"journal-title":"Pipelined Asynchronous Circuits","year":"1995","author":"lines","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"year":"0","key":"4"},{"key":"9","first-page":"193","article-title":"High-Level Test Generation for Asynchronous Circuits Using Signal Transition Graph","volume":"40","author":"oh","year":"2002","journal-title":"Journal of the Korean Physical Society"},{"key":"8","article-title":"Verilog HDL, Powered by PLI: A Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction","author":"seithashemi","year":"2003","journal-title":"Proc 41st DAC"}],"event":{"name":"2009 International Symposium on System-on-Chip - SOC","start":{"date-parts":[[2009,10,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5314285\/5335650\/05335682.pdf?arnumber=5335682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:36:04Z","timestamp":1489880164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5335682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2009.5335682","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}